Is dual-task slowing instruction dependent?
DOI: 10.1037/0096-1523.27.4.862
URL: https://doi.org/10.1037/0096-1523.27.4.862
archive: indexed pipeline: cataloged
Access
Route: https://doi.org/10.1037/0096-1523.27.4.862
Purchase: https://doi.org/10.1037/0096-1523.27.4.862
Publisher: APA